electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

VCO's measured frequency is far away from it's simalated one


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> VCO's measured frequency is far away from it's simalated one
Author Message
fly_fish



Joined: 06 Jul 2004
Posts: 33


Post28 Aug 2009 13:23   

simalated


I have designed a dual-band VCO in charted RF 0.18um CMOS 1P6M process.The VCO's measured frequency is lower than the simalated freauency. The differency is 100MHz. This results my PLL circuit can't lock. ps: The VCO 's mid-frequency is 1.2G/1.5G. Also, I have extracted R-C parameter from the VCO layout.


Anyone knows the reason?
Another question: how to design a test circuit to verify the new IC process's parameter?
Back to top
Google
AdSense
Google Adsense




Post28 Aug 2009 13:23   

Ads




Back to top
dick_freebird



Joined: 04 Mar 2008
Posts: 312
Helped: 45
Location: USA


Post31 Aug 2009 2:00   

Re: VCO's measured frequency is far away from it's simalated


At that frequency I would not find it surprising to be 6-8% off from simulated
(your process controls on many key components, are worse than that, let alone
the accuracy with which you may have (or not) modeled the parasitic loadings,
supply droop, wirebond effects and so on.

I have found trouble more than once, trying to test oscillation frequency at
probe. Supply can get mighty busy if you didn't build in enough on-chip
decoupling to kill internal switching spikes (Qswitching should be less than
10% of Qdecouple is my rule of thumb).

You will want to approach the problem with an orderly list of the possible
shortfalls, and knock them down one by one (preferably in simulation, by
adding realism for each until you see something start to make sense).
Back to top
fly_fish



Joined: 06 Jul 2004
Posts: 33


Post03 Sep 2009 1:03   

Re: VCO's measured frequency is far away from it's simalated


Thank you,dick_freebird! You give me very useful advice.
"Qswitching should be less than 10% of Qdecouple". I can't understand it.

I think suply drop and wirebond effects are not the reason because suply drop will cause VCO's oscillaate frequency arise and VCO's outputs are directly sent to Mixer and Divider,there are no wirebond.
Maybe the parasitic loadings are key reasons. I will simulate its effect.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> VCO's measured frequency is far away from it's simalated one
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
In HFSS, why ports need to far away from discontinuity? (6)
read my idea ;start up my Device from far away power supply. (3)
solution of connection S7 plc and PC 1000m far away? (1)
field calculation away from an antenna (2)
how can i read switch 50m away from my system??? (5)
Max. frequency that can be measured by an Oscilloscope (12)
getting Zc from measured gamma (5)
Cause of Metastability and It's Solution for it's Removal (1)
opamp output clips far from rail values (4)
obtaining E/H far fields patterns from radiation intensity ? (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS