electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

diff b/w synthesis and implementation in xilinx ISE
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> diff b/w synthesis and implementation in xilinx ISE
Author Message
vlsi_006



Joined: 10 Dec 2007
Posts: 5
Post04 Aug 2009 9:52   

synthesize translation mapping
Hi,
What is synthesis process actually doing in Xilinx ISE?I am using xilinx ISE and as per my understanding, synthesis is a process where we do translation, mapping and optimization to get a netlist. But why r we doing again translation and mapping in the implementation phase, in xilinx ise. Please explain the difference between synthesis and implementation in xilinx ISE
Back to top
Google
AdSense
Google Adsense
Post04 Aug 2009 9:52   

Ads


Back to top
tariq786



Joined: 24 Feb 2004
Posts: 194
Helped: 28
Post05 Aug 2009 4:16   

what does synthesis process do in xilinx ise
synthesis does not include translation and mapping. Implementation includes translation, mapping and Place &Route.

check xilinx documentation to learn more about the differences.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> diff b/w synthesis and implementation in xilinx ISE
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Xilinx ISE Synthesis tool (4)
DSP synthesis tool for xilinx ISE webpackage (5)
regarding fatal eroor in xilinx ISE 7.1i during synthesis (5)
Xilinx ISE - internal signal in the waveform viewer of ISE (2)
Xilinx EDK 3.2 and ISE 6.1 (15)
NC Launch and Xilinx ISE (1)
Xilinx ISE and multiprocessor (1)
Xilinx ISE and included programs (3)
interfacing MATLAB and Xilinx ISE (2)
Help with XSA 50 and Xilinx ISE 7.1i (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS