electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

What is the difference between STA and CTS?


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> What is the difference between STA and CTS?
Author Message
gmailbond



Joined: 09 Dec 2008
Posts: 13
Location: Bangalore


Post02 Aug 2009 13:30   

What is the difference between STA and CTS?


What is the difference between STA and CTS when the goal of both the processes is same?Which is given highest priority and why?
Why cant we fix hold time in front end as we do setup and then move on Back end?
Back to top
D Saurabh



Joined: 03 Jun 2009
Posts: 8
Helped: 1
Location: Singapore


Post04 Aug 2009 2:42   

Re: What is the difference between STA and CTS?


STA and CTS do not have the same goals. As the names suggest - STA is a timing 'Analysis' step, where we do an analysis using tools such as Primetime to check if the design meets the timing specification. CTS on the other hand is a clock tree 'Synthesis' step - it is a step in the Implementation process of the chip, where the clock tree(s) is inserted into the design to connect a clock(s) to all FF in the design. Unlike regular logic, the clock is a high fanout net and needs special treatment to ensure that it reaches all the FF with minimal skew, latency etc. Hence this is done as a separate synthesis step after regular logic synthesis. Once the clock tree has been inserted, we do what is called a postlayout STA to check if all timing can be met.

-D
Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 533
Helped: 12
Location: Shang Hai


Post04 Aug 2009 4:12   

Re: What is the difference between STA and CTS?


STA and CTS is two step when doing ASIC!
Back to top
pradeepkumar481



Joined: 20 Nov 2006
Posts: 22


Post12 Aug 2009 9:43   

Re: What is the difference between STA and CTS?


hello gmailbond

what ever saurabh has said is absolutly correct. STA only deals with Timing analysis of ur circuit and CTS is w.r.t inserting the clock tree in to u r design and it (The goal of CTS) is used to minimize skew and insertion delay.

Thankyou
Pradeep
Back to top
Google
AdSense
Google Adsense




Post12 Aug 2009 9:43   

Ads




Back to top
raju3295



Joined: 04 Jan 2007
Posts: 131
Helped: 5


Post12 Aug 2009 11:16   

What is the difference between STA and CTS?


adding to the above explanations, before CTS clock is treated as a ideal net, means its not synthesized, so there is no point in doing hold analysis , as clock reaches the both f/fs at the same time.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> What is the difference between STA and CTS?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
What is the difference between Simulation and STA (4)
what is the difference between HFSS and CTS micrwave studio? (1)
what is difference between CTS and HFS? (3)
What is th difference between pre and post layout STA...? (4)
the netlist difference between DC and CTS (4)
Whats the difference between clock buffering and CTS..? (2)
what is difference between STA & SSTA (5)
what different between post-sta and sign-off sta? (3)
difference between STA and DTA...... (12)
what is diff between Block based STA and path based STA (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS