electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

HSIM + Verilog-A + .model
Post new topic  Reply to topic    EDAboard.com Forum Index -> Software Problems, Hints and Reviews -> HSIM + Verilog-A + .model
Author Message
ahmadyan



Joined: 20 Mar 2009
Posts: 5
Post29 Jul 2009 10:06   

hsim verilog a
Hi, I recently had to port a netlist from hspice to hsim, but encountered some problems regarding .model and verilog-A model in hsim.

the my hspice netlist contains a verilog-a module for mos transistor model. and I had applied tsmc 90n process spec. into him using .model command.
in hspice it seemed fine.

.hdl "model.va"
.model cmosn mos type=1 ...
.model cmosp mos type=-1 ...

X1 1 2 3 4 cmosn ...
X2 5 6 7 8 cmosp ...

however in hsim it doesn't compile this netlist. saying something that it can't find subcirciut or verilog-a module for cmosn or cmosp.

does hsim supports verilog-a module in .model command like hspice?
thanks
Back to top
Google
AdSense
Google Adsense
Post29 Jul 2009 10:06   

Ads


Back to top
ahmadyan



Joined: 20 Mar 2009
Posts: 5
Post05 Aug 2009 9:24   

hsim + verilog-a
any suggestions?
I really need to solve this issue.

tnks
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Software Problems, Hints and Reviews -> HSIM + Verilog-A + .model
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
HSIM verilog simulation? (11)
About hsim & verilog co-simulation (2)
UART VERILOG MODEL (17)
DSP verilog model (1)
RAM verilog model (8)
A PLL simulation model in Verilog (20)
AWGN channel model in Verilog (1)
SD card Verilog behavioral Model (2)
VCDL Verilog-A/AMS Model (1)
DDR SDRAM Verilog Model (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS