| Author |
Message |
hqqh
Joined: 07 Feb 2002
Posts: 235
Helped: 7
Location: www
|
 21 Jan 2003 9:22 I/S/E4.1 vs I/S/E5.1 |
|
|
|
What is the difference between I/S/E 4.1 to 5.1.
Should I use the new version?
|
|
| Back to top |
|
 |
DrBELL
Joined: 30 Apr 2002
Posts: 77
|
| 21 Jan 2003 10:02 Difference |
|
|
|
In 5.1i there is no support for Spartan XL and XC4000 series
of xilinx FPGA. Also 5.1i uses xilinx's own synthesis tool while
4.1i uses synopys FPGA Express.
Hope it helps
DrBELL
|
|
| Back to top |
|
|
hqqh
Joined: 07 Feb 2002
Posts: 235
Helped: 7
Location: www
|
| 21 Jan 2003 10:06 Thanks |
|
|
|
| Thanks DrBell
|
|
| Back to top |
|
|
simon2kk
Joined: 21 Nov 2001
Posts: 36
|
| 21 Jan 2003 10:29 |
|
|
|
I guess there are some improvements in supporting newer devices.
The fundametal difference is in using the Virtex-II pro device.
It has the IBM powerpc core in it.
EDK (embedded development kit) can be used under ISE5.1i sp1 or sp2.
|
|
| Back to top |
|
|
mami_hacky
Joined: 28 Mar 2002
Posts: 679
Helped: 4
Location: Some where
|
| 21 Jan 2003 10:40 |
|
|
|
I think the major change from ISE 4.2 to ISE 5 is it's place and route engine. The place and route engine is now much more powerfull than before. I Implemented a big 6 million gates design with both of ISE 4 and 5. In ISE 4, I could gain better clock frequencies when I set some additional area constraints. ( Some area constraints in addition to what you set for your modules. ) However in ISE 5 I could never obtain better clock frequencies using this technique.
This means that the place and route engine is doing it's work very very well.
Additionally , There is now a new tool PACE in ise 5, which lets you to do the pin assignment process much more efficiently. Using floorplanner you have difficulties doing pin assignment, specially when using I/O signalings other than normal LVTTL, such as SSTL or ...
The area constraints can now have shapes other than a simple rectangle.
I think there is much much more, and It is really a good idea to switch to new ISE.
|
|
| Back to top |
|
|
tlp71@hotmail.com
Joined: 14 May 2002
Posts: 450
Helped: 3
|
| 21 Jan 2003 10:42 |
|
|
|
hi
in ise 5.1 is missing FPGA express as vhdl or verilog compiler.
in this pachet xilinx use our proprietary compiler.
Xilinx says also that this is better for fitting .
Bye
G
|
|
| Back to top |
|
|
ramesh
Joined: 19 Jan 2003
Posts: 1233
Helped: 4
|
| 21 Jan 2003 11:47 |
|
|
|
Note one more difference. ISE4.2i for windows works on all platforms like windows 98/NT/2000. ISE5.1i does not work on windows 98 but works on windows 2000!
I have not tested on windows XP.
|
|
| Back to top |
|
|
my_garden
Joined: 14 Dec 2001
Posts: 132
|
| 21 Jan 2003 11:58 |
|
|
|
| I feel it is hard to used 3rd part tools in ise5.1
|
|
| Back to top |
|
|
tlp71@hotmail.com
Joined: 14 May 2002
Posts: 450
Helped: 3
|
| 21 Jan 2003 13:13 |
|
|
|
i think no if you buy the ise as alliance and not as foundation.
in case of alliance i think that you can use as you like.
In every case i prefer use the ise as foundation.
G.
|
|
| Back to top |
|
|
lipton
Joined: 14 Jul 2002
Posts: 51
|
| 21 Jan 2003 14:04 |
|
|
|
| mami_hacky wrote: |
I think the major change from ISE 4.2 to ISE 5 is it's place and route engine. The place and route engine is now much more powerfull than before. I Implemented a big 6 million gates design with both of ISE 4 and 5. In ISE 4, I could gain better clock frequencies when I set some additional area constraints. ( Some area constraints in addition to what you set for your modules. ) However in ISE 5 I could never obtain better clock frequencies using this technique.
This means that the place and route engine is doing it's work very very well.
... |
Not necessarily. Did you get higher clock frequencies in 5.1 than in 4.1 with floorplanning ? Can you post some statistics on speed/area in 4.1 and 5.1 ?
|
|
| Back to top |
|
|
pcking1972
Guest
|
| 29 Mar 2003 8:00 |
|
|
|
| is xst trusted in ise 5.1 ?
|
|
| Back to top |
|
|
Zerox100
Joined: 01 Mar 2003
Posts: 304
Helped: 9
|
| 29 Mar 2003 14:48 |
|
|
|
| Ise 5.2 is out.
|
|
| Back to top |
|
|
