Need guidance in improving verilog coding skills

EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> Need guidance in improving verilog coding skills

Author

Message

sara1923

Joined: 17 Jul 2009
Posts: 6
Location: US

17 Jul 2009 22:08 verilog

I get lots of problems while coding in verilog . Kindly suggest me how do I improve my verilog coding skills.

Google
AdSense
Google Adsense

17 Jul 2009 22:08 Ads

digitaldesigner

Joined: 09 Jun 2009
Posts: 8

18 Jul 2009 3:01 Re: verilog

keep working on simple and sample designs. You would like to take a look at this web-page as starting point: http://asic-world.com/verilog/. Tutorials and examples section is useful. Take a look at in combinational(eg. mux, comparator...) and sequential(eg. counter) example circuit designs and be aware of the differences.

Mainly what you should do is to download some digital logic and verilog ebooks and read them all, practice all examples.

And also if you be more specific about where you have problems, we can help more.

Good luck.

ombadei

Joined: 01 Sep 2008
Posts: 51

19 Aug 2009 11:48 Re: verilog

Hi,

I need to pick up verilog to perform some simulation for a simple controller.. Do need some advice on this.

I have a set of simulation verilog files for the behaviour of a RAM.. It has its own testbench files to call 'task' and perform an operation.

Can i create an FSM for a controller and wrap this existing model? I need to make use of the existing output waveform behaviour and create my own testbenches to verify my logic.