electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

LEOSPEC\SCL - need suggestions on proper synthesis tool


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> LEOSPEC\SCL - need suggestions on proper synthesis tool
Author Message
ksrinivasan



Joined: 29 Jun 2009
Posts: 21
Location: India


Post09 Jul 2009 10:24   

scl library


hi
iam doing an asic implementation project.

i started working in leonardo spectrum for synthesis. The only asic library it is showing is scl05u. I understand it is the library of semiconductor limited, mohali/chandigarh. The technology is 0.5 micron of that company.

I went to sclindia website. The website does not talk about 0.5 micron technology. It talks about 0.3 micron technology. Iam really confused on how to proceed further. The company's website also talks about modelsim.U can see in the link
http://www.sclindia.com/scl_society/vdd_ui.htm

I will be happy to hear ur ideas regarding selecting a proper synthesis tool.
i also intend to use tanner for P&R and DRC, LVS etc at later stage.

eagerly looking for suggestions
Back to top
Google
AdSense
Google Adsense




Post09 Jul 2009 10:24   

Ads




Back to top
maah



Joined: 11 Nov 2008
Posts: 1


Post10 Jul 2009 15:23   

*.syn library for leonardo


The mentioned ASIC lib delivered with Leonardo is a sample lib. You have to get a actual digital library in the desired technology from the fab your're targetting at.
This library should be in Leonardo syn format supplied by the fab or when in Synopsys liberty format, use the Leonardo library compiler to create a .syn file.

Leonardo is a proper synth tool for older processes (I'm using it for 0.35um). Using Taner for p&r is only feasible for really small digital blocks: no clocktree synthesis, no timing driven place and route...
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> LEOSPEC\SCL - need suggestions on proper synthesis tool
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
selecting synthesis tool-suggestions please (1)
Suggestions for low cost ASIC synthesis tool (7)
C-Synthesis using Catapult C-Synthesis tool (2)
Synthesis Tool (19)
Need proper Guidance. (2)
new Synthesis tool (6)
free synthesis tool (3)
Xilinx ISE Synthesis tool (4)
free synthesis tool needed (3)
free verilog synthesis tool (7)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS