Rules | Recent posts | topic RSS | Search | Register  | Log in

Measuring the impedance of the balance port of balun chip


Post new topic  Reply to topic    EDAboard.com Forum Index -> RF, Microwave, Antennas and Optics -> Measuring the impedance of the balance port of balun chip
Author Message
btom



Joined: 11 Sep 2008
Posts: 4


Post02 Jul 2009 19:30   

impedance balance -patent


Hi,

Can someone provide some pointers on, if possible, to measure the impedance of the balance port of a balun chip with a 2-port network analyzer? Thanks.
Back to top
Google
AdSense
Google Adsense




Post02 Jul 2009 19:30   

Ads




Back to top
FvM



Joined: 22 Jan 2008
Posts: 5044
Helped: 752
Location: Bochum, Germany


Post03 Jul 2009 7:50   

common mode rejection balun measurement


Basically, you can connect another (auxilary) balun to the VNA and perform a calibration at it's balanced side (using a suitable termination resistor). There may be a considerable error due to the limited common mode rejection of the aux balun. Also the results for the D.U.T possibly depend on the actual common mode termination. This would mean, that the D.U.T can't be characterized completely by a single differential impedance.
Back to top
btom



Joined: 11 Sep 2008
Posts: 4


Post03 Jul 2009 18:17   

Re: Measuring the impedance of the balance port of balun chi


FvM,

Thanks for the reply. However, I am not very clear what you are suggesting. In some of app notes that I have found shows (1) insertion loss measurement with two baluns with the balanced ports connected together and the unbalanced port of each balun going to the VNA, and (2) Return loss mesaurement with the one balun with unbalanced port going to the VNA and a resistor across the balanced ports.

I know that the unbalanced port is 50ohms, but I do not any of the characteristics of the balanced port. . Thanks.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> RF, Microwave, Antennas and Optics -> Measuring the impedance of the balance port of balun chip
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
The meaning of the port impedance of a lumped port (HFSS) (1)
Measuring the output impedance of a system (1)
How does the HFSS calculate the impedance of a lumped port? (1)
The impedance of a RWG Port in HFSS (2)
What's the function of the DC feed of a balun? (6)
what's the consequence of putting PAD in the middle of chip (5)
Theoritical basics of the harmonic balance (3)
Clear definition of Maximum Available Gain of 3-port Balun? (4)
Fixing of the balance point for CTS (1)
Clock uncertainty, way it affects the timing of the chip (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS