Rules | Recent posts | topic RSS | Search | Register  | Log in

Metal layer constraining - need solution for flow of design


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Metal layer constraining - need solution for flow of design
Author Message
jitendravlsi



Joined: 21 Jul 2008
Posts: 22


Post01 Jul 2009 17:25   

Metal layer constraining


Hi All!

In my design 1 macro block is of 5 Layer Metal. But my Tool Cadence Soc encounter supports 8 Layer Metal.
As I know I have to continue with 5+2(Power Routing Layers)=7LM for my design.

Can I continue with 5 Layer Metal for my entire design?
Please suggest the proper solution w.r.t entire flow of the design.
As we know the lesser the no. of metals the lesser is the manufacturing cost.

Thanks in advance
Back to top
jitendravlsi



Joined: 21 Jul 2008
Posts: 22


Post02 Jul 2009 12:02   

Re: Metal layer constraining


somebody reply please ............
Back to top
techno*



Joined: 04 Jul 2009
Posts: 1
Location: bangalore


Post04 Jul 2009 6:11   

Re: Metal layer constraining


Yes..it's possible...may be...depend on the net flow..first u try 5layers..then u try if need more layers depended on the traffic...(net congession)...there was an opntions in SoC encounter...best of luck...
Back to top
Google
AdSense
Google Adsense




Post04 Jul 2009 6:11   

Ads




Back to top
vlsiblueray



Joined: 09 Jan 2009
Posts: 7


Post04 Jul 2009 6:27   

Re: Metal layer constraining


As my little bit (blind) of knowledge...i will try..to...give...small solution...

u r Macro designed by 5 Layers ....that macro u r placing in core area.....that's..ok...

After u Routing using 1P6M or 1P8M....that will be Routing on that specific Macro area ..it's taking only required metals....don't bodther abt that...u may try pre-routing...using ..different level's of metal's....as 3,5,8...Options are available..in SoC Design....Depend on the Complexity/Congessions...of the Net/Routing...Report....u may decide...howmeny Layers...may be comfort...


Bye....
Back to top
dildar



Joined: 24 Apr 2008
Posts: 1


Post04 Jul 2009 6:30   

Re: Metal layer constraining


Hi Jittu,

We can route the design by constraing the metal layers in soc encounter.

if you have design which requires only 5 metals to route comfortably without any congession then we can use only 5 layers. the following commands will help in constraing that.

set top_preferred_routing_layer = 5
set bottom_preferred_routing_layer = 1

the meaning is tool will use metals from M1,M2,M3,M4,M5 for routing.

let me know if u have any doubt regarding this.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Metal layer constraining - need solution for flow of design
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
What is the function of 'net' layer purpose for metal layer? (2)
constraining no. of metal layers in Cadence SoC encounter (2)
respin a design with one metal layer less (2)
Use Metal layer drawing put text on layer (10)
flow of wimax MAC Layer (7)
current handling and sheet resistance of a metal layer (2)
what is the influence of dummy metal for metal density (3)
Constraining Multiple clock design (2)
Urgent need for 4-layer FPGA based PCB design and implement (2)
regarding metal layer thickness (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS