electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

constraining no. of metal layers in Cadence SoC encounter
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> constraining no. of metal layers in Cadence SoC encounter
Author Message
jitendravlsi



Joined: 21 Jul 2008
Posts: 22
Post01 Jul 2009 17:17   

6 metal layer soc
Hi all!

Please let me know if there is any form in the tool Cadence SoC encounter where we can declare no. of routing layers for our design with limited no. of metals say 5.
But my tool & Technology supports 8 Layer Metal.

One solution what I found is during design Import we can call technolgy file(.lef) of say 5 Layer metal.

Is there any other place in the entire flow where I can constrain say to 5LM in the tool?

Thanks in Adv!
Back to top
christina_miao



Joined: 18 Apr 2008
Posts: 1
Location: China
Post02 Jul 2009 10:48   

constraining no. of metal layers in Cadence SoC encounter
Hi ,

Design---------mode setup------------Nanoroute---------------top routing layer ,u can choose M5
Back to top
Google
AdSense
Google Adsense
Post02 Jul 2009 10:48   

Ads


Back to top
ssj



Joined: 08 Jul 2009
Posts: 3
Location: India
Post10 Jul 2009 15:09   

Re: constraining no. of metal layers in Cadence SoC encounte
you can put blockage for layer 8, 7 & 6

addRoutingBlk is the command
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> constraining no. of metal layers in Cadence SoC encounter
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
What is difference Cadence SOC encounter and first encounter (3)
Cadence encounter 2 metal layer problem (4)
Running scripts in Cadence SoC Encounter (3)
Problem installing Cadence SOC Encounter (6)
after cadence soc encounter flow (2)
Cadence SoC Encounter Display Problems on Linux (4)
Cadence SOC Encounter : Kubuntu Dapper Drake (1)
Cadence Assura DRC will plug in to SOC Encounter? (1)
Metal layer constraining - need solution for flow of design (4)
projects using Encounter RTL Compiler n SoC Encounter (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS