electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

PSL equivalent for SVA action block


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> PSL equivalent for SVA action block
Author Message
Arturi



Joined: 13 Sep 2006
Posts: 51
Helped: 4


Post30 Jun 2009 22:04   

french equivalent of sva


Hello all,

my verilog testbench has a global variable that counts the number of errors during a simulation. Every time an error is detected during the simulation the global variable gets incremented. At the end of the simulation, the testbench checks this variable to decide if the simulation is a PASS or a FAIL.

This works fine for HDL checkers but not for PSL assertions.

How can I increment this global variable when a PSL assertion fires?

SVA supports this with action blocks. Does PSL has something equivalent? I read something about a ended() construct but still not sure how to use it.

Any feedback is welcome.

cheers
Back to top
Google
AdSense
Google Adsense




Post30 Jun 2009 22:04   

Ads




Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 535
Helped: 12
Location: Shang Hai


Post01 Jul 2009 3:10   

Re: PSL equivalent for SVA action block


your design is hierarchical?
Back to top
Arturi



Joined: 13 Sep 2006
Posts: 51
Helped: 4


Post01 Jul 2009 15:29   

Re: PSL equivalent for SVA action block


Yes sir!
So I use verilog hierarchical probes to tap the nets no matter where I am in the design.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> PSL equivalent for SVA action block
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Simple ON/OFF action & Differential ON/OFF action (1)
What's VHDL equivalent to Verilog "Initial" block (6)
IC50 startup action is slow for the first time,help! (5)
PSL Assertion for VHDL design (1)
EDA tools for PSL/System Verilog (2)
SVA (18)
SVA assertions question (4)
How about OVA, SVA in the industry (2)
Brain Motor Action (1)
tail current's action in LC VCO? (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS