Periphery of drain/source

EDAboard.com Forum Index -> Analog IC Design & Layout -> Periphery of drain/source

Author

Message

tanmayshah

Joined: 15 May 2009
Posts: 10

27 Jun 2009 16:45 Periphery of drain/source

Hi, in the 45nm technology for the NMOS with W=90nm and L=50nm the area of the drain is = 105nm X 90 nm and periphery=2*105nm+90nm is it right?

but when we extract the netlist from the layout it show the PD=2*(105nm+90nm) so which formula is correct?

I think for calculating the the capacitance we do not take the cap. due to the wall of drain which is adjacent to the gate poly.

Please let me know what is the right formula.

Thanks
Tanmay

henrywent

Joined: 29 Dec 2008
Posts: 80
Location: china

29 Jun 2009 2:38 Re: Periphery of drain/source

My teacher once told us to use the formula PD=2*L+W to calculate the periphery, but maybe it is process dependent

saruman1983

Joined: 12 Oct 2005
Posts: 48
Helped: 4
Location: Greece

29 Jun 2009 8:34 Re: Periphery of drain/source

The periphery of the drain is 2*(105nm+90nm), but, e.g. when calculating parasitic capacitances, the 90nm side on the side of the channel is not taken into account because there exists the depletion region under the channel and thus there is no sidewall parasitic capacitance on that side.

tanmayshah

Joined: 15 May 2009
Posts: 10

29 Jun 2009 16:50 Re: Periphery of drain/source

Thanks.... but still my doubt is that when I extract the netlist from layout the generated pex.netlist file shows the PD and PS as 2*(L+W). So if I simulate that netlist then wouldn't HSPICE consider wrong capacitance? bcoz it will see PD & PS as 2*(L+W) instead of 2*L+W and it will calculate the cap. according to generated PD/PS.

Yarrow

Joined: 15 Jan 2009
Posts: 26
Helped: 1

29 Jun 2009 17:47 Re: Periphery of drain/source

Hmm.. From what I know the PD is 2*L+W, where L and W are the lengths and width of the active region of source/drain. And that is what the extraction shows in Cadence using 90nm.

Google
AdSense
Google Adsense

29 Jun 2009 17:47 Ads

tanmayshah

Joined: 15 May 2009
Posts: 10

29 Jun 2009 19:00 Re: Periphery of drain/source

So i discovered a bug for 45nm??

Very Happy

Yarrow

Joined: 15 Jan 2009
Posts: 26
Helped: 1

29 Jun 2009 22:42 Re: Periphery of drain/source

I do not have enough experience to say if it is a bug or not. What I do think is that the parameters depend on the simulation model. One can probably get the same simulation results with both PD=2*(W+L) and PD=2*W+L dependign on simulation models. So I think it is just a matter of definition.

saruman1983 wrote that the side of the channel is not taken into account because there exists the depletion region under the channel and thus there is no sidewall parasitic capacitance on that side.

Correct me if I am wrong, but I thought the extraction did not take depletion region into account since the depletion region is formed during operation. Furthermore, I also thought there allways was some paracitic capacitance in a pn junction when unbiased. (??)

saruman1983

Joined: 12 Oct 2005
Posts: 48
Helped: 4
Location: Greece

30 Jun 2009 12:27 Re: Periphery of drain/source

That is totally correct.
Maybe this particular parasitic capacitance is taken or not taken into accout depending on the region of operation, i don't know (Yarrow thanks for the comment, most helpful).