Rules | Recent posts | topic RSS | Search | Register  | Log in

Help needed - solution for error in nc-verilog
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Help needed - solution for error in nc-verilog
Author Message
kevinthomasp



Joined: 05 Sep 2006
Posts: 1
Post26 Jun 2009 11:28   

NC-Verliog Error
can u please suggest the solution of the below mentioned error in nc-verilog

ncelab: *W,FLFFNF: Compiled SDF file ($WORKDISK_LOC) not found, specified in SDF annotation command file ./options/sdf_command_file_NORM, line 7

I defined the WORKDISK_LOC variable as /home/project/sim/test

in ./options/sdf_command_file_NORM is a optin file of the ncverilog in the sdf is the input

COMPILED_SDF_FILE = "$WORKDISK_LOC/project.best_for_sim.sdf_compile",
SCOPE = test_project.__,
CONFIG_FILE = "./options/sdf_config.fj",
LOG_FILE = "sdf.log",
MTM_CONTROL = "TOOL_CONTROL",
SCALE_FACTORS = "1.0:1.0:1.0",
SCALE_TYPE = "FROM_MTM";
Back to top
Google
AdSense
Google Adsense
Post26 Jun 2009 11:28   

Ads


Back to top
alirez.m.f



Joined: 21 Oct 2006
Posts: 48
Helped: 6
Location: Iran
Post27 Jun 2009 12:02   

Re: NC-Verliog Error
Hi,
I can't resolve your problem but i has known that i can ask my question from you!
What is NC Verilog?
When i want to simulate any digital system described by Verilog or VHDL with OrCAD , this software call ncvhdl or nc verilog to simulate tje system but it cant!
is it possible to illustrate this issue?
Thanks.
Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 519
Helped: 12
Location: Shang Hai
Post28 Jun 2009 4:28   

Re: NC-Verliog Error
this error is the setting error!
Back to top
anant



Joined: 20 Sep 2004
Posts: 49
Helped: 3
Post28 Jun 2009 17:00   

Re: NC-Verliog Error
check setting for variable WORKDISK_LOC. Make sure that you are setting is correctly.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Help needed - solution for error in nc-verilog
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
nc-verilog help needed (2)
help for nc-verilog (1)
need for NC-Verilog Help!! (7)
[HELP] How to set maxdelay in NC-Verilog? (2)
can Verilog and matlab cosim be used in NC-verilog (1)
Simulate verilog-A netlist in NC-Verilog Simulator (4)
designware used in NC-verilog (1)
Disable timing check in NC-Verilog (4)
how to use sdf file in NC-verilog? (2)
VCS OR NC-verilog With Debussy in Windows platform (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS