| Author |
Message |
foreverloves
Joined: 23 Mar 2006
Posts: 39
|
 23 Jun 2009 23:44 how to simulate slew rate |
|
|
|
|
how to simulate the slew rate or settling time for a fully differential opamp?
How to connect a fully differential opamp to unity gain buffer? thanks
|
|
| Back to top |
|
 |
hanif
Joined: 14 Feb 2007
Posts: 73
Helped: 7
Location: Pakistan
|
|
| Back to top |
|
|
kwkam
Joined: 25 Feb 2002
Posts: 299
Helped: 15
Location: Somewhere on earth
|
24 Jun 2009 16:35 slew rate fully differential opamp |
|
|
|
|
| give a step input signal and measure the output signal
|
|
| Back to top |
|
|
foreverloves
Joined: 23 Mar 2006
Posts: 39
|
02 Jul 2009 23:30 slew rate |
|
|
|
|
hi, thanks for your reply.
I mean the fully differential opa cannot be connected as non-inverting buffers as single-ended style, so how can i simulate the slew rate of it? thanks
|
|
| Back to top |
|
|
Google
AdSense
|
02 Jul 2009 23:30 Ads |
|
|
|
|
|
|
| Back to top |
|
|
LvW
Joined: 07 May 2008
Posts: 1466
Helped: 242
Location: Germany
|
03 Jul 2009 8:59 Re: how to simulate the slew rate of a fully differential op |
|
|
|
|
| foreverloves wrote: |
hi, thanks for your reply.
I mean the fully differential opa cannot be connected as non-inverting buffers...... |
Why not ?
|
|
| Back to top |
|
|
rfsystem
Joined: 25 Feb 2002
Posts: 858
Helped: 96
|
04 Jul 2009 9:13 Re: how to simulate the slew rate of a fully differential op |
|
|
|
|
A fully differential opamp could be connected in a single ended unity gain configuration. That mean that the positive output is only connected to the negative, sometimes called inverting, input. Test signal is driven into the positive input. But that could give sligtly different slew rates.
I opt for applying an unity gain inverting configuration. So four resistors of equal value in symmetric inverting configurations.
The next point is the right amplitude. It should be choosen to overdrive the input stage but not to drive the input stage outside its common mode input range. So that should be considered because most input stages have less input common mode range than output common mode ranges.
|
|
| Back to top |
|
|
