Looking for topics related to FPGA verification for thesis

EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> Looking for topics related to FPGA verification for thesis

Author

Message

deepa1206

Joined: 12 Jun 2009
Posts: 12

17 Jun 2009 23:56 FPGA verification topics

Hi

I am looking for topics related to FPGA verification for my thesis. Any pointers to what the current and important issues are would be very helpful.

Thanks

Google
AdSense
Google Adsense

17 Jun 2009 23:56 Ads

pini_1

Joined: 18 Jun 2007
Posts: 288
Helped: 17

18 Jun 2009 7:08 Re: FPGA verification topics

You may want to take a look at:

# The purpose of this verification project is to verify an AIS detect DUT. The DUT detects AIS as explained below:
# The DUT declares an AIS if there are less than two zero bits in last two sequences of 512 bits in an input stream.
# The input stream is recieved via a simple interface: data byte and data byte valid.
....
http://bknpk.no-ip.biz/First_SCV/aisTB.html