electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

ISE VHDL question -when is the end of the simulation?
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> ISE VHDL question -when is the end of the simulation?
Author Message
lt.data



Joined: 07 Nov 2008
Posts: 5
Post09 Jun 2009 21:43   

ISE VHDL help....
i want to write the result of all the signals into a text file, at the end of the simulation.

i know how to write to a file, the question is, how can i know when is the end of the simulation.

somthing like if (now="end of simulation") do.....

i just need to save the last value of each signal.

thanks lt.data
Back to top
barry



Joined: 31 Mar 2005
Posts: 23
Helped: 1
Post10 Jun 2009 18:38   

Re: ISE VHDL help....
What are you using for a simulator?
Back to top
Google
AdSense
Google Adsense
Post10 Jun 2009 18:38   

Ads


Back to top
lt.data



Joined: 07 Nov 2008
Posts: 5
Post11 Jun 2009 19:07   

Re: ISE VHDL help....
barry wrote:
What are you using for a simulator?


im using the standard ISE simulation.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> ISE VHDL question -when is the end of the simulation?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
how to initilize the rom when doing post simulation? (2)
[req]the ic has some question when power on? (3)
Which value of ESR I should use, when I simulation the phase (1)
how much is the output load we should add when simulation? (2)
select the top or the bottom when add the parts (1)
VHDL LCD Display - Simulation error using Xilinx ISE (12)
Xilinx ISE - internal signal in the waveform viewer of ISE (2)
How to add load resistance at the end of the cpw (1)
Help plz : the result of the translate in ISE may lost!? (2)
Req. clarification about the managing of the ram in ISE 52 (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS