electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Toggle action in Flip flop.


Post new topic  Reply to topic    EDAboard.com Forum Index -> Electronic Elementary Questions -> Toggle action in Flip flop.
Author Message
srikar



Joined: 09 Feb 2009
Posts: 15


Post03 Apr 2009 15:24   

Toggle action in Flip flop.


Can some one explain me toggle action in a flip flop.
http://www.allaboutcircuits.com/vol_4/chpt_10/6.html
Back to top
penrico



Joined: 28 Aug 2001
Posts: 249
Helped: 13
Location: Argentina


Post03 Apr 2009 15:34   

Re: Toggle action in Flip flop.


It means, that every time the J and K inputs are in 1. When a rising clock pulse appears, will change boths outputs Q and /Q. If Q was 1, then with the clock pulse will change to 0, and /Q will be allways the opposite to Q.

Have a nice day
Back to top
jjfabiszak



Joined: 01 Apr 2009
Posts: 5


Post03 Apr 2009 15:36   

Re: Toggle action in Flip flop.


what exactly do you need to know. Just how a JK flip flop works??

In a J-K flip-flop in toggle mode it changes state on every clock pulse. This happens when the Set and Reset or J- K are both "High"

Does this help? sorry if it doesnt if it doesnt just let me know and i will try and explain more...
Back to top
srikar



Joined: 09 Feb 2009
Posts: 15


Post03 Apr 2009 15:46   

Re: Toggle action in Flip flop.


Quote:
In a J-K flip-flop in toggle mode it changes state on every clock pulse.


my question is >How does it change to alternate states. ?

When both inputs are 1 ,the output of nor gates is forced to 0,then how come they toggle ?[/quote]
Back to top
graciousparul



Joined: 19 Jan 2008
Posts: 124
Helped: 7


Post03 Apr 2009 18:24   

Re: Toggle action in Flip flop.


I hope this link can explain u ...........

http://www.tpub.com/neets/book13/55e.htm
Back to top
penrico



Joined: 28 Aug 2001
Posts: 249
Helped: 13
Location: Argentina


Post03 Apr 2009 19:01   

Re: Toggle action in Flip flop.


srikar wrote:
Quote:
In a J-K flip-flop in toggle mode it changes state on every clock pulse.


my question is >How does it change to alternate states. ?

When both inputs are 1 ,the output of nor gates is forced to 0,then how come they toggle ?
[/quote]

When both inputs are in 1, not the nor inputs are in 1. First Q and /Q are always differents. J and K goes to a AND gate, so the nor gates are one in 1 and other in 0. When pulse detector sends the 1 to AND inputs, at outputs of AND will have the negate value. Cause one gate have the Q as input, and other gate has the /Q input.Resulting the Q and /Q will toggle.
Back to top
thomaslg



Joined: 27 Nov 2003
Posts: 16


Post13 Apr 2009 5:33   

Re: Toggle action in Flip flop.


http://hyperphysics.phy-astr.gsu.edu/Hbase/Electronic/jkflipflop.html#c3

Regards
Back to top
Google
AdSense
Google Adsense




Post13 Apr 2009 5:33   

Ads




Back to top
xulfee



Joined: 27 May 2008
Posts: 434
Helped: 32
Location: Pakistan


Post13 Apr 2009 6:12   

Toggle action in Flip flop.


u can check it on howstuffworks
Back to top
vistapoint



Joined: 20 Feb 2005
Posts: 91
Helped: 2


Post13 Apr 2009 15:17   

Toggle action in Flip flop.


to answer your question in a system point of view, the two stage circuit form a positive feedback. So instead of keep stabel at a certain bias, the circuit jumps to an extreme stage after an input and stay locked there

__________________________________________
low price 1/4W 1% resistors on ebay:
http://cgi.ebay.com/ws/eBayISAPI.dll?ViewItem&item=300307560505
Back to top
electronics_kumar



Joined: 29 Nov 2004
Posts: 664
Helped: 26
Location: Tamilnadu


Post14 Apr 2009 14:47   

Re: Toggle action in Flip flop.


srikar wrote:
Quote:
In a J-K flip-flop in toggle mode it changes state on every clock pulse.


my question is >How does it change to alternate states. ?

When both inputs are 1 ,the output of nor gates is forced to 0,then how come they toggle ?
[/quote]


every thing because of its internal connection between two logic gates
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Electronic Elementary Questions -> Toggle action in Flip flop.
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
JK and SR flip flop derivation from D flip flop (2)
DC synthesis of sync D-flip-flop maps to unnexpected flop... (2)
All flip-flops inside FPGA are D flip flop? (7)
flip flop (2)
D Flip Flop (3)
JK flip flop! (1)
Flip Flop (3)
flip flop (8)
d flip flop (1)
D flip flop (7)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS