How to remove the Glitches from the Output(Urgent)

EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> How to remove the Glitches from the Output(Urgent)

Author

Message

jawadysf

Joined: 27 Nov 2008
Posts: 9

29 Mar 2009 21:11 How to remove the Glitches from the Output(Urgent)

I have designed a Manchester Encoder in verilog but i am getting the glitches in the output,can any one suggest me the solution of it. I am already storing the output in the register.

Its urgent

Thanx

RBB

Joined: 02 Jul 2007
Posts: 115
Helped: 11
Location: USA

29 Mar 2009 22:48 How to remove the Glitches from the Output(Urgent)

If the output comes from a flop how is it glitching?

Google
AdSense
Google Adsense

29 Mar 2009 22:48 Ads

tariq786

Joined: 24 Feb 2004
Posts: 194
Helped: 28

07 Apr 2009 2:22 How to remove the Glitches from the Output(Urgent)

You can try to slow down clock to see if it helps.

abhisheksbox

Joined: 24 May 2007
Posts: 41
Helped: 8

08 Apr 2009 11:40 How to remove the Glitches from the Output(Urgent)

Introduce some intentional delays in all the signals other then the signal showing glitchs, for more discriptive answer plz mention ur code flow and i/o parameters.