electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Step Response for cascaded filter & CIC filter


Post new topic  Reply to topic    EDAboard.com Forum Index -> Digital Signal Processing -> Step Response for cascaded filter & CIC filter
Author Message
cafukarfoo



Joined: 25 Jul 2007
Posts: 164
Helped: 3


Post27 Feb 2009 8:36   

step response of cic filter


Hi Sir/Madam,

I had done an evaluation using
1. CIC filter with decimator factor of 128
2. CIC filter with decimator factor of 32 and 2 half band filter.

I am seeing the time needed for the filter to get stable is longer for option 2 above.

What i did is i run a step response for filter option 1 and filter option 2.

I attached the foils for your better understanding.

Can you let me know whether this is make sense? Thanks.
Back to top
Google
AdSense
Google Adsense




Post27 Feb 2009 8:36   

Ads







Sorry, but you need login in to view this attachment

Back to top
FvM



Joined: 22 Jan 2008
Posts: 5152
Helped: 766
Location: Bochum, Germany


Post27 Feb 2009 9:29   

cic filter step response


Quote:
I am seeing the time needed for the filter to get stable is longer for option 2 above.

It's the group delay of the FIR filter, according to the respective number of taps. Everything is normal operation. A suitable choice of filter characteristic depends on your application, which you didn't tell about.
Back to top
cafukarfoo



Joined: 25 Jul 2007
Posts: 164
Helped: 3


Post27 Feb 2009 10:32   

is a cic filter stable


Hi FvM,

I am using this filter to reduce the frequency sampling rate.

Do you think i can use different filter structure to reduce the group delay of the FIR filter?

For example, let's talk about a simple low pass 4 tap FIR filter and use direct form structure to implement this filter.

Is there any different if i use a serial multiplication and parallel multiplication? that mean for serial multiplication, i need to run 4 multiplication on 4 clock delay before i get a new output. And for parallel multiplication, i run 4 multiplication on each clock and output a new value on each clock.

Thanks.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Digital Signal Processing -> Step Response for cascaded filter & CIC filter
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
impulse response of cic filter (4)
CIC decimator circuit- How can I reduce the CIC filter area? (4)
CIC filter for sigma-delta converter (2)
Ask for CIC filter MATLAB code or SIMULINK setting (2)
Frequency response & Step response (2)
CIC decimator filter (1)
input of CIC filter (1)
wordlenghs of CIC filter (2)
what is CIC filter? (3)
cic filter design parameters (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS