electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

SystemVerilog - random testbench for a mux?


Post new topic  Reply to topic    EDAboard.com Forum Index -> PC Programming and Interfacing -> SystemVerilog - random testbench for a mux?
Author Message
brenox



Joined: 26 Nov 2008
Posts: 7


Post09 Feb 2009 18:31   

SystemVerilog


Hi, I'm trying to do a random coverage of a serial. For this I'm first trying to do a testbench for a mux 2:1. Actually I've already did a testbench of this, but I'm not getting it right when I try to make it random.

Does anyone know how to do a random testbench for a mux?

Thanks.
Back to top
Google
AdSense
Google Adsense




Post09 Feb 2009 18:31   

Ads




Back to top
www.testbench.in



Joined: 04 Jun 2008
Posts: 46
Helped: 2


Post11 Feb 2009 10:01   

Re: SystemVerilog


I attached a ones counter example. It demonstrates cover group and assertion coverage.

Find the attachment.


For more infomation

www.testbench.in



Sorry, but you need login in to view this attachment

Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PC Programming and Interfacing -> SystemVerilog - random testbench for a mux?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
For new testbench, VERA, Specman/E, or Systemverilog? (3)
Systemverilog module in verilog testbench (3)
Considerable voltage drop at MUX o/p while connecting mux (3)
4:1 Mux Using 8:1 Mux (4)
generic mux with FOR (7)
CTS for MUX Clock (4)
vhdl code for MUX(1-16) (6)
Verilog coding for smaller mux? (4)
analog mux for RS232 RS485 (4)
testbench for OP AMP (6)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS