Rules | Recent posts | topic RSS | Search | Register | Log in
designware used in NC-verilog |
  |
                                 
| ||
| |
||
| All times are GMT + 1 Hour |
|
VHDL==> Verilog (want to learn verilog, presently used vh (5) can Verilog and matlab cosim be used in NC-verilog (1) Can verilog file (.v) used as library?? (4) What tool can be used for verilog encryption ? (2) can TASK be used in synthesisable Verilog RTL code? (2) Convert hex file of 8051 ROM to form used in verilog (2) Could Verilog modules used together with VHDL modules? (7) about synopsys designware (4) designware foundation license (2) DesignWare VIP problem! (5) |
