electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Why Hold Violation is Fixed in Min Corner?


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Why Hold Violation is Fixed in Min Corner?
Author Message
hb_cancer



Joined: 25 Jul 2005
Posts: 81
Helped: 6


Post12 Jan 2009 7:53   

hold violation


Hi,
I am new to Timing in Physical Design and I would like to know Why do we fix Hold Violations in the Min Corners{taking delay values from min corner of .lib's} and Setup Violations is fixed in Max Corner {ie reports & libs are used from Max Corner}. Please clarify on this... Thanks...
Back to top
koggestone



Joined: 16 Oct 2008
Posts: 31
Helped: 2


Post12 Jan 2009 13:20   

fix hold site:edaboard.com


Generally

setup violations occur when Gate Delays are Big .Hence use max (Delay) Corner.
Hold Violations occur when Gate Delays are Small. Hence use Min (Delay) Corner.
Back to top
Google
AdSense
Google Adsense




Post12 Jan 2009 13:20   

Ads




Back to top
raju3295



Joined: 04 Jan 2007
Posts: 131
Helped: 5


Post17 Jan 2009 12:03   

site:edaboard.com hold violation


hi,
Generally Hold violation comes if the combo logic become faster, so it is worth considerting the fast logic and fixing rather than with wrst delays
Back to top
hiral.kotak



Joined: 28 Aug 2008
Posts: 121
Helped: 13


Post19 Jan 2009 8:16   

min and max corners for timing


Hi,

Hold time violations occur when the dat path is faster than the clock path. SO while checking the design for final tap out its better to consider the best delays (min delays) for data path and worst delays(max delays) for the clock path for hold analysis.
so, hold timings are checked in and fixed in min corner.

It may help you.

Thanks..

HAK..
Back to top
raki31



Joined: 11 Oct 2008
Posts: 57
Helped: 3


Post19 Jan 2009 18:17   

hold analysis corners




we are fixing setup violation at MAX corner and hold at Min corner inorder to ensure that signal is within limits.....
Back to top
chaitubek



Joined: 01 Oct 2006
Posts: 8


Post25 Feb 2009 11:51   

min delay violation


Fixing the hold violations in the mincorner does not give the guarantee that it will fix the hold violations in the max corner also automatically, because the delays at different corners are not linear. we need to fix the hold violations in min and max corner.

Thanks,
Chaitanya.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Why Hold Violation is Fixed in Min Corner?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
One Hold Violation - how to trace violation path, remove it (3)
SET UP AND HOLD ---which one has to be fixed first and why? (5)
Hold fix issue - hold violation problem (5)
Solving Hold violation (2)
Hold time violation question? (9)
setup hold time violation in ISE (9)
Set-up & Hold time Violation (15)
setup and hold time violation (3)
shift register -- hold time violation? (12)
Hold violation for scan path (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS