electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Simulate verilog-A netlist in NC-Verilog Simulator
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Simulate verilog-A netlist in NC-Verilog Simulator
Author Message
neoflash



Joined: 02 Jul 2005
Posts: 410
Helped: 8
Post20 Nov 2008 4:13   

Simulate verilog-A netlist in NC-Verilog Simulator
Does NC-Verilog simulator support verilog-a or verilog-ams netlist?
Back to top
santhosh007



Joined: 27 Aug 2008
Posts: 122
Helped: 26
Location: Bangalore
Post20 Nov 2008 9:50   

Re: Simulate verilog-A netlist in NC-Verilog Simulator
neoflash wrote:
Does NC-Verilog simulator support verilog-a or verilog-ams netlist?


NC-verilog is not supports verilog-ams or vhdl-ams.. it is only a digital simualtor.

you try with either Advance-MS(modelsim from mentor) or VCS-AMs from synopsys.
Back to top
viju



Joined: 26 Nov 2006
Posts: 60
Helped: 8
Location: Bangalore
Post20 Nov 2008 15:04   

Simulate verilog-A netlist in NC-Verilog Simulator
NCSIM supports AMS, if you have a license for that.
Back to top
Google
AdSense
Google Adsense
Post20 Nov 2008 15:04   

Ads


Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 534
Helped: 12
Location: Shang Hai
Post21 Nov 2008 7:16   

Re: Simulate verilog-A netlist in NC-Verilog Simulator
yes ,NC verilog support AMS
Back to top
pilu.sandeep



Joined: 30 Apr 2007
Posts: 253
Helped: 137
Post21 Nov 2008 8:12   

Re: Simulate verilog-A netlist in NC-Verilog Simulator
NC Verilog supports AMS .
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Simulate verilog-A netlist in NC-Verilog Simulator
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Converting verilog RTL to verilog NETLIST (7)
want to know how to convert verilog netlist to spice netlist (1)
want to know how to convert verilog netlist to spice netlist (1)
A problem about mapping the verilog-netlist to spice-netlist (1)
NANOSIM -- HSpice netlist and VERILOG netlist simulation (3)
testbench for verilog netlist (6)
VHDL testbench of a Verilog netlist (2)
How to import a verilog netlist in schematic (3)
define the verilog netlist model (4)
Converting Verilog Description to EDIF netlist (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS