electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

How to simulate the mismatch of current steering DAC?


Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> How to simulate the mismatch of current steering DAC?
Author Message
didibabawu



Joined: 21 Dec 2005
Posts: 81
Helped: 2


Post16 Nov 2008 7:25   

How to simulate the mismatch of current steering DAC?


and how to improve the mismatch of it in the circuit design?

Thank you very much.
Back to top
Google
AdSense
Google Adsense




Post16 Nov 2008 7:25   

Ads




Back to top
didibabawu



Joined: 21 Dec 2005
Posts: 81
Helped: 2


Post17 Nov 2008 4:15   

Re: How to simulate the mismatch of current steering DAC?


help please!!
Back to top
PaloAlto



Joined: 08 Oct 2007
Posts: 188
Helped: 27
Location: Sevilla, Spain


Post17 Nov 2008 17:54   

Re: How to simulate the mismatch of current steering DAC?


In order to simulate mismatch, you need your technology files to include the statistics variation information of MOS transistors (if you are talking CMOS). Then you can perform a montecarlo analysis of your circuit with a few runs (as much as possible) and you can see the variation.

A current steering is basically a big current mirror .The main mismatch error source is the one between the current sources that form the mirror. The best thing you can do there is make them large, as much as your voltage range allows you.
Back to top
sanjeeb



Joined: 16 May 2004
Posts: 8
Location: India


Post18 Nov 2008 10:33   

Re: How to simulate the mismatch of current steering DAC?


I guess if what you really want is to find out the DNL/INL at each code for the dac and the worst cases, instead of simulating it is better to write a matlab/octave code with the known Avt mismath number of the process. This will be much faster than a monte carlo simulation.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog Circuit Design -> How to simulate the mismatch of current steering DAC?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
How to select the Rset in current-steering DAC (3)
How to reduce the harmonic of current steering DAC? (1)
How to select the Cl when design a current-steering DAC? (2)
The layout of current steering DAC ? (2)
about the behavior model of current steering dac (2)
the Q2 random walk algorithm in current-steering DAC (3)
How to evaluate a 10-bit 80M SPS current-steering DAC (1)
current steering dac (2)
Help me in Current steering DAC (1)
Designing a Current Steering DAC (1)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS