Rules
|
Recent posts
|
topic RSS
|
Search
|
Register
|
Log in
interrupt latency
EDAboard.com Forum Index
->
ASIC Design Methodologies & Tools (Digital)
Author
Message
santumevce1412
Joined: 08 Jan 2008
Posts: 24
04 Oct 2008 16:42
interrupt latency
Interrupt latency is the time elapsed between:
1. Occurrence of an interrupt and its detection by the CPU
2. Assertion of an interrupt and the start of the associated ISR
3. Assertion of an interrupt and the completion of the associated ISR
4. Start and completion of associated ISR
what is the answer
Back to top
hemant2007
Joined: 14 Jan 2007
Posts: 70
06 Oct 2008 4:48
Re: interrupt latency
Go thru following link
http://en.wikipedia.org/wiki/Interrupt_latency
also read book Embedded System Building Blocks, Complete and Ready-to-use Modules in C, by Jean J. Labrosse.
it will definately clear ur doubt !
Back to top
EDAboard.com Forum Index
->
ASIC Design Methodologies & Tools (Digital)
Page
1
of
1
All times are GMT + 1 Hour
Abuse
Administrator
Moderators
sitemap