Rules | Recent posts | topic RSS | Search | Register  | Log in

need ieee paper on capacitor mismatch calibration

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
cdcnitw



Joined: 12 Oct 2007
Posts: 8


Post29 Sep 2008 6:43   need ieee paper on capacitor mismatch calibration

please post the following paper on capacitor mismatch calibration.

"A Background Mismatch Calibration For Capacitive Digitial-To-Analog Converters RTERS"
Keskin, M.
Adaptive Hardware and Systems, 2006. AHS 2006. First NASA/ESA Conference on
Volume , Issue , 15-18 June 2006 Page(s): 24 - 27
Digital Object Identifier 10.1109/AHS.2006.1

and

"Modeling of substrate noise injected by digital libraries"
Zanella, S.; Neviani, A.; Zanoni, E.; Miliozzi, P.; Charbon, E.; Guardiani, C.; Carloni, L.; Sangiovanni-Vincenteili, A.
Quality Electronic Design, 2001 International Symposium on
Volume , Issue , 2001 Page(s):488 - 492
Digital Object Identifier 10.1109/ISQED.2001.915276
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap