Rules | Recent posts | topic RSS | Search | Register  | Log in

Need Help: Design of 14 bits SC Sigma Delta ADC

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
joujou



Joined: 24 Jun 2008
Posts: 19
Helped: 1


Post23 Sep 2008 9:40   Need Help: Design of 14 bits SC Sigma Delta ADC

Hi,

I designed a SC Sigma Delta ADC with its different compenents: TG, feedback TG,OTA, Latch Comparator .
But when I analyzed its spectrum to have 14 bits , I obtained these results:



The first one is a superposition of all spectrum:
**The ENOB of the modulator with a real OTA (13.31 bits) is better than the ENOB of the modulator with an ideal OTA (13.04 bits) : illogical result !!
** All spectrum contain a third order harmonic!!
The second one is a zoom on the bandwith
Someone can help me to analysis these result?
Please Let me Know if you have some comments

Joujou
Back to top
tony_taoyh



Joined: 20 Oct 2004
Posts: 136
Helped: 2


Post23 Sep 2008 16:51   Need Help: Design of 14 bits SC Sigma Delta ADC

I think, you need to check the setting of the ideal OTA: the main thing is gain, gm, and slew rate.

The third hamonica is due to the non-linearity. Normally, it is caused by the gain non-linearity and switch's on-resistance non-linearity.

Hope this information helps.
Back to top
joujou



Joined: 24 Jun 2008
Posts: 19
Helped: 1


Post26 Sep 2008 10:16   Re: Need Help: Design of 14 bits SC Sigma Delta ADC

Hi tony_taoyh,

Thank you for your help and sorry for my late replay
I think that the probléme is on the transmission Gate because when I test the spectrum of the ideal modulator i used an ideal amplifior



My request now is:
What are the simulations that you should do to confirm the origin of the third order harmonic?

joujou
Back to top
tony_taoyh



Joined: 20 Oct 2004
Posts: 136
Helped: 2


Post29 Sep 2008 2:22   Need Help: Design of 14 bits SC Sigma Delta ADC

The simulation skill apply to any circuit:
You can use transient simulation to catch some non-linear problem: for example, the output swing of the OTA, the non-linearity of the ON-resistance. However, be careful on the result: Because, device mismatching is not included for the transient simulation. Some side calculation is required for this one.

Another one is: the noise effect is not included in the transient simulation. Notes: in the latest cadence tool, the vendor try to include it, using some random number generator.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap