cmdmprobe, why there is netlist problem when i use it |
![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]() ![]()
| ||
| All times are GMT + 1 Hour |
|
how to use cmdmprobe in stb analysis (cadence) (2) There is spice in IC5, why use HSPICE? (7) Why/when to use switched power supply? (5) Why use PrimeTime when DC can do timing analysis..? (11) A problem when i learn to use nios (1) why more clock skew when use DCM rather than no DCM? (2) A problem about mapping the verilog-netlist to spice-netlist (1) How to use multi cpu when use Ultrasim? (1) Warning [ALG0051] when i create netlist (1) how to get gate-leve netlist when synthesis with DC (5) |