Rules | Recent posts | topic RSS | Search | Register  | Log in

simulation problem

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
smallputin



Joined: 29 Apr 2008
Posts: 9


Post29 Aug 2008 11:05   simulation problem

i use qu(at)rtus'simulator to do function simulation.define output [3:0]a
the result diplays one bit by one bit such a[3],a[2],a[1],a[0],how can i
display a bit hex number
Back to top
j_andr



Joined: 30 Mar 2008
Posts: 90
Helped: 15
Location: europe


Post29 Aug 2008 11:18   Re: simulation problem

smallputin wrote:
the result diplays one bit by one bit/.../

you made a mistake selecting nodes to display in the simulator in the
node finder - you selected bit by bit instead of the bus;
mark the nodes - right click and choose grouping;
the same and 'properties' and you can change radix;

in 'settings' and then 'simulator settings' section -> then simulation output files
you can tell the tool to group pins/nodes by default;
---
Back to top
karikalan_t79



Joined: 20 Oct 2008
Posts: 100


Post22 Oct 2008 5:47   Re: simulation problem

selec the signal and right click properties, and change radix
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap