Rules | Recent posts | topic RSS | Search | Register  | Log in

how to black box and some other stuff

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
cosmonutt



Joined: 28 Jul 2008
Posts: 11


Post29 Aug 2008 3:58   how to black box and some other stuff

hi!

could anyone tell me what is the proper way to blackbox a module so that it is not touched during synthesis in dc ? (and i dont get the could not be elaborated warning!!)

also, what does this warning mean : the module "xyz" was not elaborated because it contains the 'template' attribute. Instead, it has been saved as a template.

where can i find documentation about the meaning of various warning messages??


i'd really appreciate some help.
Back to top
nikhil.sudhakaran



Joined: 15 Oct 2007
Posts: 3
Helped: 1
Location: Bangalore


Post29 Aug 2008 12:58   Re: how to black box and some other stuff

Any module may be excluded from optimization during synthesis, using the command 'set_dont_touch' command (in Synopsys Design Compiler)

Usage: set_dont_touch <Full_hierarchical_path_of_the_module>
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap