| Author |
Message |
Nora
Joined: 31 Mar 2006
Posts: 49
|
 28 Aug 2008 19:45 Using D-latch for bus sharing |
|
|
|
I need to use 8 IO pins from my CPU to control 16 outputs.
I'm thinking about using a 74__373 type chip to do this.
I've never used this type chip before so would appreciate any experienced knowledge...
Is this a good way to do what I need to do or are there any other suggestions?
Thanks in advance!
N_N
|
|
| Back to top |
|
 |
gliss
Joined: 22 Apr 2005
Posts: 659
Helped: 61
Location: Boston Metro Area
|
| 28 Aug 2008 19:51 Re: Using D-latch for bus sharing |
|
|
|
What CPU are you using? Does it have a byte high/byte enable IO pin or something?
This is not an ASIC design question, by the way.
|
|
| Back to top |
|
|
Nora
Joined: 31 Mar 2006
Posts: 49
|
| 28 Aug 2008 20:02 Re: Using D-latch for bus sharing |
|
|
|
Sorry, where should I post this question then?
N_N
|
|
| Back to top |
|
|
gliss
Joined: 22 Apr 2005
Posts: 659
Helped: 61
Location: Boston Metro Area
|
|
| Back to top |
|
|
