Rules | Recent posts | topic RSS | Search | Register  | Log in

what is the process variation means in PVT

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
raju3295



Joined: 04 Jan 2007
Posts: 77
Helped: 2


Post27 Aug 2008 8:26   what is the process variation means in PVT

hi in many .libs i see the value for Process as 1,, wht is th process variation means , what factors this depends and what r the effects of process variation,
can any one post thier inforamtion about this
Back to top
jbeniston



Joined: 05 May 2005
Posts: 85
Helped: 8


Post27 Aug 2008 12:56   what is the process variation means in PVT

Process variation is the difference due to manufacturing. i.e. not every die made will be identical. The variation can effect both timing and power. e.g. some die will be faster than others.
Back to top
avimit



Joined: 16 Nov 2005
Posts: 415
Helped: 68
Location: Fleet, UK


Post27 Aug 2008 14:43   Re: what is the process variation means in PVT

To be more precise the geometeries as defined in your cell layout won't exactly match the dimensions on silicon after manufacturing. For example if the channel is say defined as 90 nm in the layout, the manufactured device may have anything say from 89nm to 91nm. This is modelled as process variation.
hope it helps,
Kr,
Avi
Back to top
raju3295



Joined: 04 Jan 2007
Posts: 77
Helped: 2


Post28 Aug 2008 5:21   what is the process variation means in PVT

thanks jbeniston, avimit for explanation provided. but can u tell me how we can model the variation,,, i am observing only 1 in all the libs
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap