Rules | Recent posts | topic RSS | Search | Register  | Log in

Reading the program from GAL16V8D PLD

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
au.ajith



Joined: 26 Aug 2008
Posts: 2


Post27 Aug 2008 6:06   Reading the program from GAL16V8D PLD

Hi ,

Please help me by writin a vhdl code for the below boolean equations.

; JED2EQN -- JEDEC file to Boolean Equations disassembler (Version V063)
; Copyright (c) National Semiconductor Corporation 1990-1993
; Disassembled from pr.jed. Date: 8-26-108
;$GALMODE REGISTERED

chip agilenttest GAL16V8

CLK=1 i2=2 i4=4 i5=5 i6=6 i7=7 GND=10 /OE=11 o12=12 o13=13 rf14=14
o15=15 o16=16 o17=17 rf18=18 rf19=19 VCC=20

@ues 0000000000000000
@ptd unused

equations

/rf19 := /i2 * rf19

rf19.oe = OE

/rf18 := /i2 * /rf19 * /rf18
+ /i2 * rf19 * rf18

rf18.oe = OE

o17 = i7
o17.oe = vcc

o16 = i6
o16.oe = vcc

o15 = i5

o15.oe = vcc

/rf14 := /i2 * /rf18 * /rf14
+ /i2 * rf19 * rf18 * rf14
+ /i2 * /rf19 * /rf14

rf14.oe = OE

o13 = /rf19 * rf18
+ i2

o13.oe = vcc

o12 = i4

o12.oe = vcc
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap