Rules | Recent posts | topic RSS | Search | Register  | Log in

LUT

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
ASIC_intl



Joined: 18 Jan 2008
Posts: 199


Post25 Aug 2008 13:00   LUT

Can u provide basics and detail of Look up tables used in FPGA? Can u have any document on this?
Back to top
pmat



Joined: 26 Mar 2007
Posts: 42
Helped: 2
Location: Heraklion, Crete, Greece


Post26 Aug 2008 10:03   Re: LUT

Take a look at this spec:

http://toolbox.xilinx.com/docsan/xilinx5/data/docs/lib/lib0283_267.html

Pavlos
Back to top
sanjay11



Joined: 07 Dec 2006
Posts: 30


Post27 Aug 2008 12:22   Re: LUT

http://en.wikipedia.org/wiki/Field-programmable_gate_array
http://www.xilinx.com/support/documentation/white_papers/wp209.pdf
http://toolbox.xilinx.com/docsan/xilinx82/help/iseguide/html/ise_d_lookup_table.htm
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap