Rules | Recent posts | topic RSS | Search | Register  | Log in

Transmit signal from FPGA#1 to FPGA#2

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
richardwli



Joined: 24 Jun 2008
Posts: 3


Post21 Aug 2008 9:57   Transmit signal from FPGA#1 to FPGA#2

Hi
There are 2 FPGAs in my platform.
Signals from FPGA#1 to FPGA#2 are clocked by the "same frequency" and "not the same clock source".
Signals should be captured by FPGA#2 correctly.
How can I safely handle clock phase issue?
Please give me some ideas.

thank you so much!
Back to top
j_andr



Joined: 30 Mar 2008
Posts: 90
Helped: 15
Location: europe


Post21 Aug 2008 10:14   Re: Transmit signal from FPGA#1 to FPGA#2

richardwli wrote:
/.../clocked by the "same frequency" and "not the same clock source"

if you really have 2 clock sources you cannot be sure you have
the same frequency, or you can be sure you have 2 different rather;
if you have an external [ext. to the fpga's] clock generator send the
clock signal to both chips, if fpga1 is a clock source send the clock and
data to fpga2;
---
Back to top
KHOUBEIB



Joined: 19 Aug 2008
Posts: 3
Location: TUNISIA


Post21 Aug 2008 11:43   Transmit signal from FPGA#1 to FPGA#2

hi , use some kind of communication protocole between them for exemple I2C, SPI or something like that
Back to top
avimit



Joined: 16 Nov 2005
Posts: 415
Helped: 68
Location: Fleet, UK


Post21 Aug 2008 14:29   Re: Transmit signal from FPGA#1 to FPGA#2

In your case the cloks going into FPGA1 and FPGA2 will be treated as Async. i.e even though they are theoritically same freq, they will have diff freq for practical reasons, and of course different phase. So you should use may be handshaking, or may be Fifo interface to transfer data from one FPGA to other. If its a serial data, then you just need Re-sync FFs in each FPGA for Sync.
Kr,
Avi
Back to top
richardwli



Joined: 24 Jun 2008
Posts: 3


Post22 Aug 2008 2:14   Re: Transmit signal from FPGA#1 to FPGA#2

avimit wrote:
In your case the cloks going into FPGA1 and FPGA2 will be treated as Async. i.e even though they are theoritically same freq, they will have diff freq for practical reasons, and of course different phase. So you should use may be handshaking, or may be Fifo interface to transfer data from one FPGA to other. If its a serial data, then you just need Re-sync FFs in each FPGA for Sync.
Kr,
Avi


thanks guys
My data bus on interface are parallel
I think Avi's suggestion is applicable => Async FIFO interface method

Async FIFO has 2 clocks, one for input the other for output
for this case,
Does the clock of FPGA#1 need to be an input of FPGA#2 's FIFO interface?
or FPGA#2 can have a clock locally which is the same freq as the clock of FPGA#1?

thanks for your comment
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap