Rules | Recent posts | topic RSS | Search | Register  | Log in

Sampling phase detector

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Other Design
Author Message
hareeshnk



Joined: 11 Aug 2008
Posts: 2


Post14 Aug 2008 11:57   Sampling phase detector

I am currently designing a PLL at 2 GHz using SPLD. Has anyone done temperature cycling of the cricuit and PLL is able to track the VCO or DRO temperature variations ? Regarding the sweep cricuit, I am using a wein-bridge oscillator and biasing it to the desired voltage level. But I found the amplitude of the oscillator is not stable. Can anyone help me on this ? Also, How much power level you re feeding to SPLD. Currently, I am using 23 dBm , which I found very high..any idea for reducing the power requirement.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Other Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap