electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

File I/O in Verilog...


Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> File I/O in Verilog...
Author Message
Ghassan



Joined: 13 Dec 2005
Posts: 11


Post10 Aug 2008 19:04   

File I/O in Verilog...


Hi all,

I want to read one bit data from file @(posedge clock) and do some processing within my module design then store the results in another file...

can anyone tell me how to do it ?
an example source code will be very helpful...
thanks
Back to top
Google
AdSense
Google Adsense




Post10 Aug 2008 19:04   

Ads




Back to top
avimit



Joined: 16 Nov 2005
Posts: 417
Helped: 69
Location: Fleet, UK


Post11 Aug 2008 11:56   

Re: File I/O in Verilog...


If you want to write/read txt files in verilog, you use the following functions
writememb/readmemb or writememh or readmemh
An example code using readmemb is here:
http://www.vlsiip.com/verilog/rx_tb.v
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> File I/O in Verilog...
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Is there some tools for convert VHDL file to verilog file? (1)
Verilog 2001 File I/O: read large file? (1)
How To Convert VERILOG FILE TO VHDL FILE (2)
verilog file I/O (1)
verilog file read (3)
include file in verilog (2)
reading a file in testbench(verilog) (4)
ASIC-Verilog-file handling (3)
Verilog-A Read from file (1)
How to decode verilog protect file ? (3)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS