Rules | Recent posts | topic RSS | Search | Register  | Log in

CAM/RAM MadulWare(or MegaFunction) for FPGA Advantages

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
sadid



Joined: 24 Oct 2006
Posts: 110
Helped: 2


Post10 Aug 2008 17:31   CAM/RAM MadulWare(or MegaFunction) for FPGA Advantages

I need to implementing a CAM(Content Address Memory) in an FPGA Based Design.
I've Found it in qu(at)rtus but my project is in the FPGA Advantage
now I need your help what can I do?
is it possible to find similar IP for FPGA Advantages?
is it possible to temporarily move my project to qu(at)rtus and then back...
Back to top
sadid



Joined: 24 Oct 2006
Posts: 110
Helped: 2


Post17 Aug 2008 5:40   CAM/RAM MadulWare(or MegaFunction) for FPGA Advantages

I've found similar module ware in ISE
and also it's possible to port an ISE project to qu(at)rtus but I need to port the IP or it's source to FPGA Advantages
is there a way?
Back to top
FvM



Joined: 22 Jan 2008
Posts: 2635
Helped: 431
Location: Bochum, Germany


Post17 Aug 2008 19:26   Re: CAM/RAM MadulWare(or MegaFunction) for FPGA Advantages

I expect, that FPGA Advantage is using hardware specific libraries for entities as FPGA internal RAM, PLLs, I/O-cells. Basically, the documented HDL primitives, provided by ISE or qu(at)rtus can be used. FPGA Advantage place and route is performed by vendors tools (e. g. qu(at)rtus) anyway.

Regarding complex IP from FPGA vendor or third parties, the situation is more complicated. Most of the cores is distributed as encrypted HDL, in a vendor specific format not usable with other tools. So the IP in question has to be delivered in a FPGA Advantage specific distribution.
Back to top
sadid



Joined: 24 Oct 2006
Posts: 110
Helped: 2


Post21 Aug 2008 6:46   CAM/RAM MadulWare(or MegaFunction) for FPGA Advantages

Thank FvM.
I can Switch my design to qu(at)rtus...
FPGA Advantages be able to use qu(at)rtus meg(at)core Wizard ... this is possible but when I've trouble with one of them it seems that qu(at)rtus hasn't install completely.. or I need to buy some licenses ...
however I've a choice to using qu(at)rtus ... is good in Black Box Approach like FPGA Advantage?
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 1 Hour


Abuse
Administrator
Moderators
topic RSS 
sitemap