electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

VERILOG HDL
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> VERILOG HDL
Author Message
arjunpcet



Joined: 05 Aug 2008
Posts: 2
Post05 Aug 2008 20:34   

VERILOG HDL
hi,
I am new in to Verilog HDL...Can u suggest the best book to learn VERILOG HDL...

Thnx in advance,
Arjun
Back to top
research_vlsi



Joined: 15 Nov 2006
Posts: 100
Helped: 4
Post06 Aug 2008 5:22   

Re: VERILOG HDL
These are some Good Books to learn verilog for beginners

Verilog HDL: A Guide to Digital Design and Synthesis - Samir Palnitkar

Verilog HDL Synthesis A Practical Primer by J.Bhasker
Back to top
jigisha



Joined: 04 Mar 2008
Posts: 115
Helped: 13
Post06 Aug 2008 6:05   

VERILOG HDL
yes bhaskar book is good. even i was also using in my 7th sem...but several other books are also there. like pedoni....
hard ware design by pedoni..
i will check it out for u...but u do chek on links below..may b u find there....
www.katz.cd
www.USAWarez.com
www.avaxsphere.ru
www.ensips.com
best luck.
if i will find then contact u...
Back to top
Google
AdSense
Google Adsense
Post06 Aug 2008 6:05   

Ads


Back to top
arjunpcet



Joined: 05 Aug 2008
Posts: 2
Post06 Aug 2008 6:41   

Re: VERILOG HDL
thank u guys....by the way is the book "The Verilog Hardware Description Language (Fifth Edition)" by Thomas& Moorby a good one??
Back to top
jigisha



Joined: 04 Mar 2008
Posts: 115
Helped: 13
Post06 Aug 2008 6:53   

Re: VERILOG HDL
will check out for u.................
Back to top
www.testbench.in



Joined: 04 Jun 2008
Posts: 46
Helped: 2
Post07 Aug 2008 4:26   

Re: VERILOG HDL
For
"Verilog for Verification"

look at

http://www.testbench.in/tTB_00_INDEX.html


.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> VERILOG HDL
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Verilog HDL (14)
Verilog HDL (6)
verilog hdl (10)
verilog hdl or vhdl? (8)
$system() in verilog HDL (7)
Help on Verilog-HDL (7)
summation in verilog hdl (3)
verilog hdl--- instantiation (1)
Logarithm in Verilog HDL (3)
PWM in Verilog HDL (13)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS