electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

Full custom design of datapath for use in CPU


Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Full custom design of datapath for use in CPU
Author Message
iamxo



Joined: 22 Mar 2006
Posts: 1032
Helped: 564
Location: Southeast Asia


Post02 Aug 2008 3:09   

Full custom design of datapath for use in CPU


Is there any material about full custom design of datapath, such as adder, multiplier, not cell based?

Thanks in advance, guys
Back to top
jbeniston



Joined: 05 May 2005
Posts: 193
Helped: 25


Post03 Aug 2008 12:00   

Full custom design of datapath for use in CPU


Do really need the datapath to be full custom? What is your constraint? Timing/area/power? Often the critical path is the control, rather than datapath.
Back to top
Google
AdSense
Google Adsense




Post03 Aug 2008 12:00   

Ads




Back to top
iamxo



Joined: 22 Mar 2006
Posts: 1032
Helped: 564
Location: Southeast Asia


Post04 Aug 2008 2:10   

Re: Full custom design of datapath for use in CPU


I am just helping to design a 16x16 multiplier by full custom tech. It maybe the speed of datapath which limits the cpu's max freq as the company's member said. They want to speed up the cpu by re-designing some parts-such as sram, multiplier-through full custom tech.

So, i come to ask for some useful material for design.

Thanks, jbeniston..
Back to top
ljxpjpjljx



Joined: 05 May 2008
Posts: 533
Helped: 12
Location: Shang Hai


Post04 Aug 2008 5:11   

Re: Full custom design of datapath for use in CPU


often you should know the application!
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital) -> Full custom design of datapath for use in CPU
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
semi custom design and full custom design flow (2)
FULL CUSTOM DESIGN - request for resources (1)
OS for a custom based CPU (1)
full custom design? (2)
Full custom IC design Concepts (5)
full custom layout design (32)
Full Custom Design Testing Issue (4)
8bit full custom memory design (1)
Analog on top flow design vs full custom design (2)
Full custom design & transistor modeling (7)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS