Rules | Recent posts | topic RSS | Search | Register  | Log in

Help needed on VHDL code.

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
kokei74



Joined: 02 Apr 2008
Posts: 9
Post23 Jul 2008 5:38   Help needed on VHDL code.
hi, im quite new to VHDL and currently is learning now. I try to create a D flip flop with enable from a D flip flop using a port map.



here is VHDL for DFF

library ieee;
use ieee.std_logic_1164.all;

entity dfflop is
port (D,clock :IN std_logic;
Q :OUT std_logic);
end dfflop;

architecture logic of dfflop is
begin
process (clock)
begin
if clock'event AND clock = '1' THEN
Q <= D;
end if;
end process;
end logic;




Here is VHDL for DFF with enable.

library ieee;
use ieee.std_logic_1164.all;

entity DFF_en is
port (EN,D0,C :IN std_logic;
Q0 :OUT std_logic);

end DFF_en;

architecture logic of DFF_en is
signal p0 : std_logic;

component dfflop
port (D,clock :IN std_logic;
Q :OUT std_logic);
end component;

begin

p0 <= (NOT EN AND Q0)OR(EN AND D0);

stage0 : dfflop port map (p0,C,Q0);

end logic;

when start compilation this error occur.
Error: VHDL Interface Declaration error in DFF_en.vhd(21): interface object "Q0" of mode out cannot be read. Change object mode to buffer or inout.
Error: Ignored construct logic at DFF_en.vhd(11) because of previous errors

Please help me verify what is the problem. Thx
Back to top
kvingle



Joined: 05 Nov 2007
Posts: 123
Helped: 10
Location: Mumbai, India.
Post23 Jul 2008 6:04   Re: Help needed on VHDL code.
You are getting this error because you are trying to read the output port Qo which is not permitted .
Solve this by defining an internal signal...below is the code.

Code:


library ieee;
use ieee.std_logic_1164.all;

entity DFF_en is
   port   (EN,D0,C      :IN std_logic;
            Q0      :OUT std_logic);
            
end DFF_en;

architecture logic of DFF_en is
signal p0 : std_logic;
signal Q0_int :std_logic;

   component dfflop
      port   (D,clock :IN std_logic;
             Q       :OUT std_logic);
   end component;

begin

p0 <= (NOT EN AND Q0_int)OR(EN AND D0);

stage0 : dfflop port map (p0,C,Q0_int);
Q0 <= Q0_int;
end logic;



Last edited by kvingle on 23 Jul 2008 10:57; edited 1 time in total
Back to top
kokei74



Joined: 02 Apr 2008
Posts: 9
Post23 Jul 2008 10:40   Re: Help needed on VHDL code.
i tried to used ur code but error still occur.

Error: Net "Q0~0", which fans out to "Q0", cannot be assigned more than one value
Error: Net is fed by "comb~0"
Error: Net is fed by "dfflop:stage0|Q"

what thus that mean?
Back to top
kvingle



Joined: 05 Nov 2007
Posts: 123
Helped: 10
Location: Mumbai, India.
Post23 Jul 2008 10:59   Re: Help needed on VHDL code.
i had forgotten to change the Q0 to Q0_int in port map... i think it should work now..
Back to top
kokei74



Joined: 02 Apr 2008
Posts: 9
Post23 Jul 2008 11:30   Re: Help needed on VHDL code.
its work fine. Thx a lot. Very Happy

but maybe i will need ur help again. Ater this i want to combine this Dff to create a register. Very Happy
Back to top
kokei74



Joined: 02 Apr 2008
Posts: 9
Post24 Jul 2008 9:14   Re: Help needed on VHDL code.
hi again..
suppose when EN = 1 the the data on 4 input is transfer into the register with the next positive clock edge. when EN = 0 the current value remains in the register at the next positive clock edge. So EN will determine whether the next pulse accepts new information or leave the information in the register . From my simulation why does the output 0100, 0101, 0110 did`t come out after 0011 but it skip to 0111 and suppose when EN = 0 after that it should preserve 0111 until the next positive clock edge.



simulation result



VHDL for register

library ieee;
use ieee.std_logic_1164.all;

entity reg is

port ( A :IN std_logic_vector (3 downto 0);
Load,clk :IN std_logic;
X :OUT std_logic_vector (3 downto 0));

end reg;

architecture logic of reg is

component DFF_en
port (EN,D0,C :IN std_logic;
Q0 :OUT std_logic);
end component;

begin

stage0 : DFF_en port map ( A(0),Load,clk,X(0));
stage1 : DFF_en port map ( A(1),Load,clk,X(1));
stage2 : DFF_en port map ( A(2),Load,clk,X(2));
stage3 : DFF_en port map ( A(3),Load,clk,X(3));

end logic;
Back to top
kvingle



Joined: 05 Nov 2007
Posts: 123
Helped: 10
Location: Mumbai, India.
Post24 Jul 2008 10:08   Re: Help needed on VHDL code.
Ok...! in your port map you have mapped load as D0 input to all DFF...it should be A instead....
it is better to use named port mapping association to get a better insight in the beginning of vhdl experiments....
Back to top
kokei74



Joined: 02 Apr 2008
Posts: 9
Post24 Jul 2008 12:37   Re: Help needed on VHDL code.
for port map can u tell me how does the input position?

stage0 : DFF_en port map ( A(0),Load,clk,X(0));
1st 2nd 3rd 4th

how to arrange input 1,2,3,4?

btw what didt u mean by "named port mapping association"?
Back to top
kvingle



Joined: 05 Nov 2007
Posts: 123
Helped: 10
Location: Mumbai, India.
Post24 Jul 2008 13:00   Re: Help needed on VHDL code.
stage0:dff_en port map
(EN => load,
D0 => A(0),
C => clk,
Q0 => X(0));



and so on....
this is what is called as named association and the one you are using is positional association...
Back to top
kokei74



Joined: 02 Apr 2008
Posts: 9
Post25 Jul 2008 10:47   Re: Help needed on VHDL code.
i see.. now its work correctly as i wan. thx Very Happy

using this name associate is much more easy for beginner..

can help me create a serial-parallel and parallel-serial register using this DFF?
a block diagram maybe so i can work on the VHDL code.

Added after 1 hours 3 minutes:

this is for my serial - parallel register



VHDL code

library ieee;
use ieee.std_logic_1164.all;

entity regsp is

port ( SI :IN std_logic_vector (3 downto 0);
Load,clk :IN std_logic;
P :OUT std_logic_vector (3 downto 0));

end regsp;

architecture logic of regsp is
signal s0 : std_logic;
signal s1 : std_logic;
signal s2 : std_logic;

component dfflop
port (D,clock :IN std_logic;
Q :OUT std_logic);
end component;

begin

stage0 : dfflop port map (D =>SI,clock=>clk,Q=> s0);
stage1 : dfflop port map (D =>s0,clock=>clk,Q=> s1);
stage2 : dfflop port map (D =>s1,clock=>clk,Q=> s2);
stage3 : dfflop port map (D =>s2,clock=>clk,Q=> P(3));

P(0)<=s0;
P(1)<=s1;
P(2)<=s2;

end logic;

got some error for my serial input logic type. Suppose for serial input it is like 1100 then for declaration it should be SI :IN std_logic_vector (3 downto 0)??
Back to top
kvingle



Joined: 05 Nov 2007
Posts: 123
Helped: 10
Location: Mumbai, India.
Post25 Jul 2008 10:49   Re: Help needed on VHDL code.
There are many good books and other resources are available for basics of digital and vhdl.....you should refer to them . Get a fpga board and start experimenting with it.
If you face any problem this forum can help you...
Happy coding.
Back to top
Black Jack



Joined: 02 Dec 2003
Posts: 214
Helped: 10
Location: UKRAINE
Post25 Jul 2008 10:51   Re: Help needed on VHDL code.
Hi!

Change

Code:

SI    :IN std_logic_vector (3 downto 0);


to

Code:

SI    :IN std_logic;



But for best result in future follow kvingle advices!

Last edited by Black Jack on 25 Jul 2008 10:54; edited 1 time in total
Back to top
kvingle



Joined: 05 Nov 2007
Posts: 123
Helped: 10
Location: Mumbai, India.
Post25 Jul 2008 10:53   Re: Help needed on VHDL code.
serial input should be single bit and not a vector.
Back to top
kokei74



Joined: 02 Apr 2008
Posts: 9
Post25 Jul 2008 14:00   Re: Help needed on VHDL code.
yes yes just now confuse about serial input. now understand alrdy. Very Happy
btw thx for ur help. I surely need to study more about VHDL. Very Happy

Added after 20 minutes:

Hi, can u suggest the best FPGA board for me?
i think i will need 1 for my future project.
Back to top
Black Jack



Joined: 02 Dec 2003
Posts: 214
Helped: 10
Location: UKRAINE
Post25 Jul 2008 14:16   Re: Help needed on VHDL code.
kokei74 wrote:
yes yes just now confuse about serial input. now understand alrdy. Very Happy
btw thx for ur help. I surely need to study more about VHDL. Very Happy

Added after 20 minutes:

Hi, can u suggest the best FPGA board for me?
i think i will need 1 for my future project.


Hello

There are lot of Dev. Board. For right choice you need to solve some questions.

1) FPGA/CPLD Vendor
2) Target FPGA/CPLD
3) Board End Market (DSP/Automotive/Communication/Storadge etc.)

For beginer - see cheap entry level CPLD board.
(for example http://www.xilinx.com/products/devkits/SK-CRII-L-G.htm)

But if you have a tons of money see this
http://www.dinigroup.com/DN9000k10.php Very Happy


-- Good Luck!
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap