electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

About Xilinx Programming EPROM and Spartan 2 FPGA
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> About Xilinx Programming EPROM and Spartan 2 FPGA
Author Message
cssheu



Joined: 25 May 2001
Posts: 32
Post04 Jan 2003 4:15   

xilinx programming
Hello:

This is my first time to use Xilinx FPGA.

I had designed the PCB , now I want to test my code is correct,

so I have to program the code to the Xilinx EPROM .

I have question about programming , I upload my schematic about Xilinx FPGA programming circuit.

I use a XC18V01PC20 EPROM and a X2S150PQ208 Spartan 2 FPGA, between XC18V01PC20 and X2S150PQ208 I use Master-Serial Mode,
so I tired the M0, M1,M2 to the ground.

I use (JTAG) Master/Slave Mode from Xilinx download cable connecter through XC18V01PC20 to X2S150PQ208.

I never use the xilinx programming tools (impact),so I have no idear how to program the XC18V01PC20.

If you have the tech document files about xilinx programming tool, please share with me.

Thank you a lot.
Back to top
Google
AdSense
Google Adsense
Post04 Jan 2003 4:15   

Ads


Back to top
Bartart



Joined: 20 Feb 2002
Posts: 127
Location: Europt
Post04 Jan 2003 13:32   

spartan 2 fpga
>>I upload my schematic about Xilinx FPGA programming circuit.

pdf file is corrupted

>>I use a XC18V01PC20 EPROM and a X2S150PQ208 Spartan 2 FPGA, >>between XC18V01PC20 and X2S150PQ208 I use Master-Serial Mode,
>>so I tired the M0, M1,M2 to the ground.

>>I use (JTAG) Master/Slave Mode from Xilinx download cable connecter >>through XC18V01PC20 to X2S150PQ208.

When the JTAG port is used to program the ISP PROM, the following steps must be taken:

· Using M0-M2 to set the Configuration Mode of the Spartan FPGA to Master Serial Mode.
· The Virtex-II FPGA is placed in the Bypass Mode in the Xilinx programming window. You will need to associate the FPGA with either a dummy .bit file or a .bsd file to allow the JTAG programming software to pass data through the FPGA.
· The design .mcs file is used to download the design into the 18V01 ISP PROM.
· Upon programming of the 18V01 ISP PROM, push PROGn button to initiate the Spartan FPGA configuration.

>>If you have the tech document files about xilinx programming tool, >>please share with me.

http://toolbox.x*l*nx.com/docsan/x*l*nx5/pdf/docs/pac/pac.pdf

Please upload schematic again,


Bart
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design -> About Xilinx Programming EPROM and Spartan 2 FPGA
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
help about difference between xilinx spartan 3 and 3e (1)
JTAG programming for Xilinx spartan 3E ... (1)
LVDS in Xilinx Spartan FPGA (1)
FPGA Xilinx Spartan 2 & uclinux (2)
Using PROM in Xilinx FPGA Spartan-3 (2)
Xilinx Spartan II FPGA & Verilog ? (7)
True Dual Port RAM in Xilinx Spartan-3 FPGA (3)
How to create a CPU core on FPGA xilinx Spartan 3E (4)
Spartan 3 FPGA board programming question (12)
about Xilinx Spartan-III device (4)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS