| Author |
Message |
salma ali bakr
Joined: 27 Jan 2006
Posts: 938
Helped: 76
|
 17 Jul 2008 21:49 Floor-Planning in ISE |
|
|
|
If you open the floor planning editor after P&R in ISE, you will see the synthesized design logic components are mapped randomly to the CLBs on the floor. I am sure there is a way to force the P&R tool to collect all design components in one area (so that all components are close to each other instead of being randomly located on the FPGA floor). I just forgot how to do that. Please let me know if you have any suggestions.
thanks in advance,
salma 
|
|
| Back to top |
|
 |
cherjier
Joined: 06 Dec 2006
Posts: 61
Helped: 4
|
| 18 Jul 2008 3:51 Floor-Planning in ISE |
|
|
|
there is some tools you can used to do floorpaning in xilinx FPGA. you can use the Floorplanner or planAhead for your design floorplanning.
another alternative way is to assign area constraints to partition your design and spcify the placement of your design. details you can read up the constrains user guide.
|
|
| Back to top |
|
|
saikat
Joined: 21 Oct 2005
Posts: 45
Helped: 4
Location: mumbai
|
| 18 Jul 2008 14:52 Re: Floor-Planning in ISE |
|
|
|
| Use logic-lock for xilinx devices. Just drag and place the logic into a particular location and then lock it.
|
|
| Back to top |
|
|
salma ali bakr
Joined: 27 Jan 2006
Posts: 938
Helped: 76
|
| 18 Jul 2008 15:08 Re: Floor-Planning in ISE |
|
|
|
thanks..
but how can i do that?
|
|
| Back to top |
|
|
salma ali bakr
Joined: 27 Jan 2006
Posts: 938
Helped: 76
|
| 22 Jul 2008 12:50 Re: Floor-Planning in ISE |
|
|
|
someone helped me out in the xilinx forums
it can be solved by the "area_group" constraint
|
|
| Back to top |
|
|
