Rules | Recent posts | topic RSS | Search | Register  | Log in

design rule constraint in logic synthesis

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Elementary Electronic Questions
Author Message
chled



Joined: 09 Jul 2008
Posts: 1
Post09 Jul 2008 22:55   design rule constraint in logic synthesis
Hi, I' m getting a bit confused, in logic synthesis how do we fix the violated design rule constraint which are max capacitance, max transition and max fanout?
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Elementary Electronic Questions
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap