Rules | Recent posts | topic RSS | Search | Register  | Log in

A problem about sdf annotate in post-simulation

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
gonewithstone



Joined: 16 Jun 2008
Posts: 8


Post30 Jun 2008 14:39   A problem about sdf annotate in post-simulation

There'a a sdf warning in post-simulatio, but I don't know its meaning.

Part of the sdf annotate is:
"(INTERCONNECT RXADCLK RXAD01 ( 0.110 ) ( 0.110 ) )"

The sdf warning occurs in compile is:
"SDF Warning: the path from RXADCLK to RXAD01 doesn't have a simple wire connection, delay will still be annotated.
SDF Warning: INTERCONNECT -> accOutput(uphierarchy), port1 (RXADCLK) DEVICE delay applied"

Since there's no wire connection between RXADCLK and RXAD01, why the delay can still be annotate? What's the meaning of"INTERCONNECT -> accOutput(uphierarchy)" shown in sdf warning?

I'm look forward anyone's help!Thanks!
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap