| Author |
Message |
balu304
Joined: 30 Jul 2004
Posts: 67
Helped: 3
|
 27 Jun 2008 10:50 BFM Bus Functional Model |
|
|
|
Hi
I am looking for a BFM for simple,generic processor.I am very much new for writing BFM.Any inputs are welcome.Actually, whether BFM can be written systemverilog also.What is the preferred choice?We have our designs in systemverilog.I want to see the example codes for BFM for any module.
|
|
| Back to top |
|
 |
www.testbench.in
Joined: 04 Jun 2008
Posts: 30
|
| 07 Jul 2008 4:37 Re: BFM Bus Functional Model |
|
|
|
The BFM has the following characteristics:
Describes the functionality and provides a cycle accurate interface to the Bus.
Only enough detail is included to model external behavior of the device.
Task calls are used to allow users to program different bus cycles.
For examples,
www.testbench.in
|
|
| Back to top |
|
|
ljxpjpjljx
Joined: 05 May 2008
Posts: 122
Helped: 2
Location: Shang Hai
|
| 07 Jul 2008 4:56 Re: BFM Bus Functional Model |
|
|
|
| currently , we can use SV to create a BFM more quickly!
|
|
| Back to top |
|
|
