Rules | Recent posts | topic RSS | Search | Register  | Log in

A problem for the explanation of +race=all in VCS help

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
gonewithstone



Joined: 16 Jun 2008
Posts: 8


Post26 Jun 2008 11:39   A problem for the explanation of +race=all in VCS help

Below is the explanation of "+race=all" in VCS help. But I can't completely understand it. Does it mean if don't use this option, the VCS will ignore the potential race in the source code? And if there's a real race exist in the source code, the VCS won't report it if No use the option "+race=all" when compile?

+race=all
Analyzes the source code during compilation to look for coding styles that cause race conditions.
Back to top
xuanzhu



Joined: 14 Dec 2002
Posts: 65
Helped: 4
Location: shanghai


Post27 Jun 2008 6:43   A problem for the explanation of +race=all in VCS help

It means if you use this option, vcs will attempt to find out your code that vcs thinks is irregular. It does not means that your code has something wrong. It only means your code does not match its coding standard.
Back to top
gonewithstone



Joined: 16 Jun 2008
Posts: 8


Post30 Jun 2008 13:41   Re: A problem for the explanation of +race=all in VCS help

I know now, Thanks veru much!
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap