Rules | Recent posts | topic RSS | Search | Register  | Log in

Solving Hold violation

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Author Message
anishjp



Joined: 04 Jan 2008
Posts: 44
Location: "Gods own country".. Kerala


Post13 May 2008 10:54   Solving Hold violation

Hi all,
Can we solve hold violation in the design by inserting buffer's.....?
Back to top
research235



Joined: 15 Mar 2006
Posts: 272
Helped: 16


Post13 May 2008 11:45   Solving Hold violation

please read Prime time timing analysis manual .

Suresh
Back to top
phoenix_pavan



Joined: 10 May 2008
Posts: 24


Post13 May 2008 17:16   Re: Solving Hold violation

Yes I think.
But instead of delaying the data signal maybe we shd correct it by reducing unnecessary delays on the clk tree
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> ASIC Design Methodologies & Tools (Digital)
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap