Rules | Recent posts | topic RSS | Search | Register  | Log in

PCI turnaround

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Author Message
gck



Joined: 17 Oct 2006
Posts: 132
Helped: 4


Post13 May 2008 8:09   PCI turnaround

What is the bus status during the turnaround cycle of PCI. Whether bus is '1' or 'Z'.
According to spec it is saying that when agent leaves bus it should force 'Z' on bus. But it also says that there are Pull ups on that n/w which will make '1' .

So my problem is how to detect turnaround cycle in PCI. Detect '1' whenever turnaround cycle is expected.


Please help me?

Thanks in advence
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> PLD, SPLD, GAL, CPLD, FPGA Design
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap