Rules | Recent posts | topic RSS | Search | Register  | Log in

how to simulate the noise of close loop pll with SpectreRF?

 
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Author Message
yinhexi



Joined: 16 Nov 2007
Posts: 1


Post13 May 2008 6:54   how to simulate the noise of close loop pll with SpectreRF?

i take the same way for vco ,but failed!!!
need your help!
thanks!
Back to top
ieropsaltic



Joined: 25 Sep 2006
Posts: 172
Helped: 40


Post13 May 2008 10:57   Re: how to simulate the noise of close loop pll with Spectre

One one would be running transient simulation, measuring time jitter and transferring it into phase noise.

You may also try to run PSS with tstab longer than PLL lock time and run PNOISE.
Back to top
AdvaRes



Joined: 14 Feb 2008
Posts: 456
Helped: 20


Post13 May 2008 11:09   Re: how to simulate the noise of close loop pll with Spectre

ieropsaltic wrote:
One one would be running transient simulation, measuring time jitter and transferring it into phase noise.

You may also try to run PSS with tstab longer than PLL lock time and run PNOISE.



Hi all,

Could you please Elaborate. That issue id very interresting for me.

Thanks in advance.
Back to top
ThomasLee



Joined: 14 Sep 2004
Posts: 10
Helped: 2


Post13 May 2008 23:45   how to simulate the noise of close loop pll with SpectreRF?

I could never finish this simulation. It always crashed because of insufficient memory or so. If you can make it I'd also be interested how to do it.
Back to top
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout
Page 1 of 1 All times are GMT + 2 Hours


Abuse
Administrator
Moderators
topic RSS 
sitemap