electronics forum

Rules | Recent posts | topic RSS | Search | Register  | Log in

how to simulate the noise of close loop pll with SpectreRF?
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> how to simulate the noise of close loop pll with SpectreRF?
Author Message
yinhexi



Joined: 16 Nov 2007
Posts: 4
Post13 May 2008 5:54   

how to simulate the noise of close loop pll with SpectreRF?
i take the same way for vco ,but failed!!!
need your help!
thanks!
Back to top
ieropsaltic



Joined: 25 Sep 2006
Posts: 205
Helped: 44
Post13 May 2008 9:57   

Re: how to simulate the noise of close loop pll with Spectre
One one would be running transient simulation, measuring time jitter and transferring it into phase noise.

You may also try to run PSS with tstab longer than PLL lock time and run PNOISE.
Back to top
AdvaRes



Joined: 14 Feb 2008
Posts: 1038
Helped: 46
Location: At home
Post13 May 2008 10:09   

Re: how to simulate the noise of close loop pll with Spectre
ieropsaltic wrote:
One one would be running transient simulation, measuring time jitter and transferring it into phase noise.

You may also try to run PSS with tstab longer than PLL lock time and run PNOISE.



Hi all,

Could you please Elaborate. That issue id very interresting for me.

Thanks in advance.
Back to top
Google
AdSense
Google Adsense
Post13 May 2008 10:09   

Ads


Back to top
ThomasLee



Joined: 14 Sep 2004
Posts: 10
Helped: 2
Post13 May 2008 22:45   

how to simulate the noise of close loop pll with SpectreRF?
I could never finish this simulation. It always crashed because of insufficient memory or so. If you can make it I'd also be interested how to do it.
Back to top
Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
Post new topic  Reply to topic    EDAboard.com Forum Index -> Analog IC Design & Layout -> how to simulate the noise of close loop pll with SpectreRF?
Page 1 of 1 All times are GMT + 1 Hour
Similar topics:
Differences of Phase noise of VCO and close loop PLL? (7)
How to simulate the impedance with SpectreRF? (4)
How to simulate the interference noise in PLL? (1)
Who has simulated the Phase Noise of PLL by SpectreRF? (5)
close loop step response of PLL (1)
how to simulate Spur in PLL loop (1)
Noise in close loop amplifier configuration (6)
how to simulate the noise performance of opamp with hspice (2)
What's the methods to simulate Phase Noise of PLL? (23)
How to use Cadence Tools to simulate PLL Phase noise (2)


Abuse || Administrator || Moderators || Support us || sitemap
topic RSS